ABSTRACT An eight-contact phase change data router is described. This device comprises a phasechange-material forming a short-pipe geometry with four metal contacts at each end. The device is configured to facilitate connection or isolation between two input and two output terminals (2 × 2) by amorphizing strips between pairs of "write" terminals. The short pipe geometry enables the implementation of a "swap" function in this 2-D thin-film device. The functionality of this device is demonstrated through 2-D electro-thermal simulations using Ge 2 Sb 2 Te 5 parameters and field effect transistor access devices.
I. INTRODUCTION
Scaling has enabled very high-speed VLSI circuits, in which speed is limited by power consumption and memory access latencies due to the I/O bottleneck to off-chip DRAM. If large amounts of high-speed non-volatile memory could be integrated onto the CPU, the need for DRAM, hard drive (storage) and even motherboard could be eliminated. This computer-on-chip concept can deliver > 1000x improvement in computation speed using a fraction of the power compared to the conventional computers operating on big data. Nonvolatile memory technologies such as magnetic random access memory (MRAM) and phase change memory (PCM) can be integrated on the top of conventional 2D CMOS at the back-end-of-the-line using low-temperature processing [1] , [2] . Hence, high-density nonvolatile storage with very fast access speeds, comparable to embedded DRAM, can be achieved. Reliability of these non-volatile memory technologies and the CMOS foot-print associated with the access circuitry are the two major challenges to be resolved for this computer-on-chip approach. The advancements in the materials and devices research are expected to solve the reliability problems [3] , [4] . High-density cross-bar arrays can facilitate monolithic integration of 100s GBs of memory atop the CPU (Fig. 1a) . Moving some of the memory control to the memory layer will relieve the area concerns in the underlying CMOS layer (Fig 1.b) . Phase change materials can be used to implement routers and multiplexers at a smaller CMOS footprint. The 8-contact phase change pipe device discussed here is designed to route data between 2-input and 2-output terminals (2x2) using highly resistive amorphous strips formed between the 'write' (control) terminal pairs (Figs. 2-4) using a smaller CMOS footprint [5] . The electro-thermal model used to demonstrate this device concept self-consistently solves the current continuity (1) and heat transfer (2) [6] , [7] and phase field (3) equations in COMSOL Multiphysics:
where J is the current density, V is the electric potential, S is the Seebeck coefficient, and d G is the mass density. CD is the crystal density (1 ≥ CD ≥ 0) is locally tracked by crystallization and amorphization rates [8] in (3) . The Seebeck term in (1) and the Thomson term in (2) capture the thermoelectric effects, thermal boundary resistances account for reduced thermal conductivity at the interfaces [7] and a fielddependent electrical conductivity component is used to capture dielectric breakdown [9] . All of the material parameters are temperature dependent [7] , [9] - [15] . Access transistors, modeled using COMSOL nFET SPICE model, are sized to satisfy the current and energy requirements [10] , [15] .
II. DEVICE DESCRIPTION AND PROPOSED FABRICATION STEPS
Ge 2 Sb 2 Te 5 (GST) chalcogenide is one of the most common phase change materials, offering resistance contrast of 10 2 -10 4 between the face centered cubic (fcc) crystalline (xGST) and amorphous (aGST) phases, fast crystallization speeds and > 10 year retention at room temperature [4] . The resistivity of GST is a strong function of temperature, exponentially decaying with temperature in amorphous and fcc phases, giving rise to thermal runaway [3] , [4] , [7] . Although GST parameters are used in the simulations presented below, this device concept is not restricted to GST as the phase change material and operation principle does not require thermal runaway. The device configuration is achieved by amorphizing strips of phase change material between the write terminal pairs through pulsed self-heating to melting temperature and sudden quenching (Fig. 2) . These highly-resistive amorphized regions are used to route the signals between the input and output terminals. The O 1 = I 1 and O 2 = I 2 configuration seen in Fig. 2 is achieved by short duration (≤ 10 ns) activation of W 1 & W 3 terminals followed by the activation of W 2 & W 4 terminals. Short pulses are used to prevent recrystallization of the previously formed aGST strips. Other configurations can be achieved by sequential activation of various pairs in an etch-a-sketch fashion, where the amorphous regions are drawn by the current paths (Fig. 3) . A planar patch can implement all possible input-output combinations other than a swap function (O 1 = I 2 , O 2 = I 1 ), as two conductive paths cannot cross over. Here, the swap functionality is achieved by connecting the left and right edges of the GST patch together such as shown in a ring geometry in Fig. 4a , forming a short-pipe (Fig. 4b) . Such geometry can be fabricated using a side-wall process as illustrated in Fig. 5 by depositing GST thin film on a patterned dielectric and using anisotropic etch.
The phase change element has to be interfaced with access devices, such as MOSFETs, to control the write and read operations (Fig. 3) . The access transistor at the output terminals can be configured as pass-transistors (Fig. 3b) or the output can be connected to the gate to achieve rail-torail output. In the latter case, additional pass-transistors can be used to prevent output during the configuration pulses. Labeling the active access devices as 1 and inactive ones as 0, the instructions used for configuration can be represented as W 1234 = 1001 for the amorphous strip formed between W 1 and W 4 . The configuration shown in fig. 3a is then achieved by two consecutive write words (1010, 1001).
III. SIMULATION RESULTS
The proposed device configuration has a staggered-top-andbottom write terminal configuration as shown in Fig. 4b (not staggered) write terminals, the write current will have two possible paths of the same length and resistance for diagonal combinations (
. Hence, the path that experiences thermal runaway and melting is not predictable (nondeterministic). Staggering the write terminals forces the current to flow in two diagonal paths with one the path being much shorter than the other; hence, less resistive and more favorable, leading to a deterministic operation. The schematic of the modeled PCM-Router is shown in Fig. 6 . The active region is modeled by a LxWxD = 110x160x10 nm GST patch with eight TiN contacts. Periodic boundary conditions are applied at the left and the right sides of the patch to simulate the pipe structure. Figure 7 shows the simulated pulse sequence for the write operations of {O 1 = I 1 , O 2 = I 2 } and {O 1 = I 2 , O 2 = I 1 } configurations. Some of the other simulated configurations are shown in Table 2 (and figures S1-S3 in the supplemental materials). Each of the configurations in figure 7 is achieved by sending two write words with sufficient time in-between to allow the device to cool down. The configurations are read by applying overlapping voltage pulses to the I 1 and I 2 and measuring the currents passing through the O 1 and O 2 outputs (Figure 8 ). and current levels as well as the corresponding on/off resistance values. The device can be erased by applying a longer duration (> 20 ns) lower amplitude (< 2 V) pulse to all write terminals (Fig. S4 in the supplemental material) . A total energy of ∼2.5 pJ and a peak power of 230 µW was required to form an aGST strip for the device in Fig. 6 . The access transistors (LxW = 22x110 nm) were sized to deliver the necessary current, which primarily depend on the device dimensions and the phase change material. Other phase change materials can be utilized for lower-power operation if the applications do not require 10 year retention of the configured state at 90 C, which is excessive for logic.
IV. CONCLUSION
A 2x2 non-volatile phase change based router, which offers all possible input/output configurations, is presented. The PCM-Router is configured by applying write signals to form amorphous strips that define the connection and the isolation between input and output terminals. Switching energy of 2.5 pJ per amorphous strip with access transistors of W/L = 5 were demonstrated through electro-thermal simulations. The energy requirements and the access transistor sizes mainly depend on the chosen device dimensions and the phase change material. The results show the promising potential of this device for complementing high-performance VLSI as well as reconfigurable logic by non-volatile routing.
